PCT





INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 4: H01R 9/09, C23F 1/02 H01K 43/00, H05K 5/00 H01L 23/04

(11) International Publication Number:

WO 89/ 00346

A1

(43) International Publication Date: 12 January 1989 (12.01.89)

(21) International Application Number: (

PCT/US88/02210

(22) International Filing Date:

28 June 1988 (28.06.88)

(31) Priority Application Numbers:

069,425 159,692

(32) Priority Dates:

1 July 1987 (01.07.87) 24 February 1988 (24.02.88)

(33) Priority Country:

(71) Applicant: WESTERN DIGITAL CORP. [US/US]; 2445 McCabe Way, Irvine, CA 92714 (US).

(72) Inventors: PATTERSON, Timothy, P.; 3049 Yukon Circle, Costa Mesa, CA 92626 (US). HOGE, Carl, E.; 1329 Diamond Head Drive, Encinitas, CA 92024 (US). BAIA, Joseph; 1711 Sirrine Drive, Santa Ana, CA 92705 (US).

(74) Agents: MAXWELL, Walter, G. et al.; Christie, Parker & Hale, P.O. Box 7068, Pasadena, CA 91109-7068 (US).

(81) Designated States: AT (European patent), AU, BB, BE tent), JP, KP, KR, LK, LU (European patent), MC MG, MW, NL (European patent), NO, RO, SD, SE (European patent), SU.


Published

With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: PLATED PLASTIC CASTELLATED INTERCONNECT FOR ELECTRICAL COMPONENTS

(57) Abstract

A plated plastic castellated interconnect (20) comprises a substrate (22) made from a molded polymeric material and having top and bottom surfaces (30, 34) with a plurality of separate mutually spaced apart castellations (32) integrally molded to the substrate (22) and projecting from the bottom surface (34) of the substrate (22). A plurality of separate spaced apart recessed regions (40) may be molded in an edge of the substrate (22) and aligned with the castellations (32). A plurality of metal conductors (46) are plated to the substrate (22) as separate conductive circuit traces (48), so that each circuit trace (48) extends continuously from the top surface (30) along the surface of a corresponding recess (40) and to a common plane on a respective castellation (32) at the bottom (34) of the substrate (22). The plated metal castellations are arranged for soldering or gluing to contacts (99) on a printed circuit board (102) for electrical connection to an electrical component such as an IC chip (26) connected to the circuit traces (48) on the substrate (22). The plated plastic castellations on one component provide high lead pitch densities, complex configurations, and compliancy of electrical connections to a second electrical component, as well as other advantages.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

ΑT	Austria	FR	France	ML	Mali
AU	Australia	GA	Gabon	340	Mauritania
BB	Barbados	GB	United Kingdom	MW	Malawi
BE	Belgium	HU	Hungary	NL	Netherlands
BG	Bulgaria	П	Italy	NO	Norway
BJ	Benin	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
DE	Germany, Federal Republic of	LU	Luxembourg	TG	Togo
DK	Denmark	MC	Monaco	US	United States of America
FI	Finland	MG	Madagascar		

ҕ

20

25

30

-1-

10 <u>PLATED PLASTIC CASTELLATED INTERCONNECT</u> FOR ELECTRICAL COMPONENTS

CROSS-REFERENCE TO RELATED APPLICATION

This is a continuation-in-part of our application 15 Serial No. 069,425, filed July 1, 1987, which is incorporated herein by reference.

FIELD OF THE INVENTION

This invention relates to a plated plastic castellated interconnect used as an interface for interconnecting electrical components.

BACKGROUND OF THE INVENTION

variety of electrical interconnect a There are providing connections between for used techniques Interconnects vary widely in their electrical components. electrical do the variety of and function as components being connected. Electrical components can be interconnected by soldering, wire bonding, Tape Automated Bonding (TAE), or metal strips, for example. Plated interconnects also can be used for ceramic interconnects. These and other interconnect techniques can be used to interconnect a variety of integrated circuit (IC) components, and one example includes the techniques used for packaging of integrated circuit chips and surface

20

25

30

35

mounting them on printed circuit boards (PCB's). The following background description relates to the prior art of forming electrical interconnects used in the packaging of integrated circuit chips and the mounting of IC packages on PCB's. This description is an example only, and is intended to simply provide a better appreciation of the improvements resulting from the present invention as applied to surface connection of electrical components in general. Other applications of the invention will be more fully understood when considering the various embodiments of the invention described in greater detail at a later point.

Perhaps the most widely used technique for packaging integrated circuit chips and mounting them on PCB's is that of encapsulating a chip in an epoxy or ceramic In this technique, the chip is first mounted at package. the center of a plurality of radially extending leads. Then, fine wires are soldered onto wire bonding pads on The opposite end of each of these wires is the chip. soldered to the inner end of one of the radial leads. This process for electrically connecting the chip to the leads with fine wires is called "wire bonding." The chip lead inner end of each radial are the encapsulated in epoxy or ceramic, with the outermost end of each lead being left exposed. The exposed ends of the leads are bent downward so that they may be plugged into an integrated circuit chip socket mounted on the printed In this way, the chip is electrically and circuit board. mechanically coupled to the printed circuit board. method of mounting and packaging integrated circuits has disadvantages, which include the integrated circuit chips being occasionally damaged when wires are soldered to the wire bonding pads on the chip surface.

In one widely used technique for surface mounting IC packages to printed circuit boards, a metal leadframe is

25

30

35

used to make electrical connections between an integrated 1 Metal leadframes are stamped or etched circuit and a PCB. from a thin, flat strip of metal to form outwardly extending pin-like members or leads. Generally, the metal leadframe is embedded in a molded plastic body or 5 otherwise affixed in a ceramic or plastic body with the leads extending out from the sides between the top and bottom surfaces of the body. The leads are typically bent downward along the sides of the body to what is commonly referred to as a J-shape, or a wing shape, or straight 10 down to what has been referred to as a butt end, for allowing the packages to be surface mounted on the PCB. Surface mounting is an arrangement in which the leads are soldered to the surface of the PCB, as opposed to an arrangement in which the leads extend through plated thru-15 holes in the PCB before soldering.

In one prior art IC package having J-shaped leads, the body has a castellated edge which extends downwardly around the bottom side of the body. Separate leads are bent in an S-shape around the raised castellations. This provides a spacing between the bottom of the IC package and the PCB. U.S. Patent 4,012,766 to Phillips, et al. discloses a semiconductor package and a method of manufacturing of the general type which includes J-shaped leads.

Use of a leadframe has disadvantages. For example, as input/outputs (I/O's) have increased in number, the spacing between leads has decreased so as to prevent the IC packages from becoming excessively large. As a result, the leadframes have been forced to become thinner. For these reasons, normal testing, shipping and handling procedures have become very difficult because of the need to avoid bending the external leads. Any bending of the metal leads can cause a lateral misalignment which can prevent the bent leads from matching up with corresponding

10

15

20

25

30

35

contacts on a PCB. Bending of the leads can also cause a non-planar misalignment of the leads at the bottom of the IC package, and, as a result, some of the leads may not be connected to a corresponding contact on the PCB.

Another arrangement for surface mounting packages comprises a printed wiring board in the form of a thin plastic base on which metalized leads are formed in a The metalized leads are typically formed by laminating copper to the board with an epoxy resin and etching away to form the metalized leads. Holes are arrays through the thin drilled in "picture frame" dimension of the base, from the top to the bottom, and, subsequently, the holes are plated with metal such as The printed metal leads on the top side copper or gold. of the base are then plated with gold or the like to form printed leads which fan out pattern of rectangular central portion of the carrier to the plated Small metalized leads are also formed on the thru-holes. bottom side of the base below the plated thru-holes. IC chip is then mounted within a cavity in the central portion of the base, and fine conductive wires are bonded between the chip and the ends of the metal leads. of the base is then covered with a plastic lid, or potted The resulting assembly is placed on a with epoxy resin. PC board, with the bottom side of the base resting against the top face of the board. Flow soldering techniques are used to form electrical connections between each etched metal lead on the bottom side of the base corresponding contact on the PCB.

The plastic IC package with the etched metal traces is useful because there are no self-supporting metal wires or leads which can be bent, inasmuch as the etched metal leads are affixed firmly to the surface of the base and, therefore, do not move. However, this approach has disadvantages because the etched metal leads on the bottom of

15

20

25

35

the base can result in electrical shorts from trace to trace on closely spaced traces when soldering the base to a PCB. This, therefore, limits the pitch of the metal traces of the package, i.e., its capability of being expanded into providing much finer pitches and resulting higher I/O's. The use of printed wiring board techniques, including use of the thick conductive metal leads, also limits the board's applicability to finer lead pitches.

Ceramic leadless IC packages have also been used in the past for mounting integrated circuits to a PCB. prior art ceramic leadless IC package is disclosed in U.S. Patent 4,525,597 to Abe, in which circuit patterns are printed on a ceramic green sheet with a metalizing paste. An insulating layer is then placed over the metalized pattern on the top surface. The green sheet is then hot pressed to make the top surface concave and the bottom surface convex around a peripheral rim of the ceramic body. The green sheet is then fired. After firing, the ceramic is plated with a conductive metal at positions corresponding to the exposed metal circuit patterns The step of hot pressing the remaining on the ceramic. ceramic body forms a series of spaced apart depressions with periphery in top surface, the around the corresponding stand-off pads on the bottom surface of the ceramic body.

This ceramic IC carrier has several disadvantages. It is limited in its ability to provide fine lead pitches, because the steps involved in forming a ceramic carrier by casting in green sheets, applying a metal paste, hot pressing, firing, and subsequent metal plating techniques limit resolution. These techniques therefore are not adaptable to producing an IC carrier with the geometries necessary to produce a fine lead pitch. In addition, surface mounted ceramic IC packages can be unreliable because thermal transients can develop shear forces at the

15

20

25

30

35

<

solder joints and produce fatigue and resulting poor electrical connections. As lead pitches become finer, these problems with ceramic IC packages become magnified. The more reliable ceramic IC packages to date have the self-supporting metal leads which have the disadvantages of the leadframe approach described above.

Thus, the prior art has provided a variety of electronic interconnect techniques for a wide variety of electrical components, including the previously described techniques for surface mounting of IC packages. All of these interconnect techniques have disadvantages or limitations which are overcome by the present invention.

SUMMARY OF THE INVENTION

This invention provides a plated plastic castellated surface connection use in the interconnect for The interconnect includes a first electrical components. electrical component comprising a substrate made from a The molded plastic substrate molded polymeric material. has first and second surfaces substantially parallel to each other, and a plurality of separate mutually spaced apart molded projections or castellations extending from the second surface to a substantially common plane spaced from the second surface of the substrate. electrically separated metal conductors are plated to the The plated conductors extend continuously from substrate. the first surface, around or through the substrate, to the common plane on corresponding castellations on the second The plated castellations are surface of the substrate. adapted for connection (mechanical adhesion and electrical correction) to corresponding electrical contacts, leads, terminals, or other conductors on a second electrical component to which the first component is surface mounted.

The plated plastic castellations are made from polymeric materials that result in castellations which are

15

20

25

30

35

<

1 individually compliant, at least on a microscopic level.
The compliancy of the individual castellations allows a
certain level of flexibility in the individual connections
to a second component such as a PCB or other support base.

This provides more effective mechanical adhesion and
electrical connections than with other prior art surface
mount techniques such as solder joints or surface mounted
ceramic IC carriers.

The plated plastic castellated interconnect has other advantages when compared with the prior art of surface mounting IC packages. The molded plastic substrate in combination with the plated metal conductors on the castellations allows for much finer lead pitches and resulting higher lead counts than the metal leadframe, printed wiring board, or ceramic IC carrier techniques. The invention also eliminates the additional expense of using metal leadframe techniques, while providing other advantages such as allowing for thorough cleaning of fluxes and contaminants from between an IC package and a PCB.

The plastic substrate can be molded in a variety of geometric configurations for increasing lead pitch densities. These techniques include forming multiple rows of spaced projections along the bottom of the substrate, adjacent alternating recessed areas in multiple rows spaced apart along the edges of the substrate. These and other similar arrangements can increase substantially the lead pitch densities provided by the molded plastic module.

The higher lead pitch densities achieved by the plated plastic interconnect of this invention are not achievable by ceramic IC carriers, especially when compared with the complex configurations into which the module of this invention can be molded to facilitate such higher lead counts. In addition, the molded plastic

substrate does not undergo the same firing shrinkage .

problems characteristic of ceramic IC carriers during
fabrication since the mold itself dictates the package .

dimensions and tolerances. Therefore, much higher
precision is achievable for attaining fine pitches.

These and other aspects of the invention will be more fully understood by referring to the following detailed description and the accompanying drawings.

10

15

20

25

10

15

20

25

1 BRIEF DESCRIPTION OF THE DRAWINGS

*****()

FIG. 1 is a fragmentary semi-schematic side elevation view illustrating a plated plastic castellated interconnect according to principles of this invention;

FIG. 2 is a perspective view illustrating use of the plated plastic castellated interconnect in an integrated circuit chip (IC) carrier;

FIG. 3 is a top plan view illustrating metal plated conductors on a top surface of a substrate base portion of the IC carrier;

FIG. 4 is a side elevation view, partly in cross-section, taken along line 4-4 of FIG. 2;

FIG. 5 is a bottom plan view taken on line 5-5 of FIG. 4;

FIG. 6 is a semi-schematic partly cross-sectional view illustrating use of the plated plastic castellated interconnect in an alternative technique for mounting an integrated circuit chip to the IC carrier;

FIG. 7 is a top plan view illustrating a molded substrate base portion of an IC carrier during a preliminary step in a process for manufacturing the IC carrier;

FIG. 8 is a bottom plan view of the opposite side of the substrate shown in FIG. 7;

FIG. 9 is an enlarged fragmentary side elevation view illustrating a portion of the IC carrier mounted to a printed circuit board;

FIG. 10 is a fragmentary top plan view illustrating an alternative embodiment of the invention in which lead pitch density of an IC carrier is increased;

FIG. 11 is a fragmentary top plan view illustrating a portion of the alternative IC carrier shown in FIG. 10;

FIG. 12 is a fragmentary perspective view illustrating a bottom portion of the alternative IC carrier;

-10-

1	FIG. 13 is a fragmentary top plan view illustrating
_	use of the plated plastic castellated interconnect in an
	alternative IC carrier with plated thru-holes in contact
	with castellations on the bottom of the carrier;

FIG. 14 is a cross-sectional view of the embodiment of FIG. 13;

FIG. 15 is a fragmentary cross-sectional view illustrating use of the plated plastic castellated interconnect for the surface connection of an electrical socket to a PCB according to principles of this invention;

FIG. 16 is a fragmentary cross-sectional view illustrating an alternate embodiment of a plated plastic castellated interconnect in which an electrical socket is mounted to a PCB; and

15 FIG. 17 is a fragmentary cross-sectional view illustrating a further use of the invention for surface mounting a pin grid to a PCB.

20

5

10

25

30

10

15

20

25

30

35

1 DETAILED DESCRIPTION

This invention provides a plated plastic castellated interconnect used for the surface connection of a variety components. electronic structures or illustrates general principles of the invention in which the interconnect forms an interface between a first electrical component 2 and a flat upper surface 3 of a second electrical component 4 to which the first component The first electrical component 2 2 is surface mounted. can be any of a variety of electrical components; and in the illustrated embodiment, the first electrical component 2 comprises a structure or substrate 5 made from a molded The substrate has first and second polymeric material. surfaces 6 and 7 respectively, extending substantially parallel to each other. A plurality of separate mutually spaced apart molded plastic projections or castellations 8 project downward from the second surface toward the flat upper surface 3 of the second electrical component 4. remote ends of the castellations are preferably in a substantially common plane spaced from and parallel to the . Multiple electrically second surface of the substrate. isolated metal surfaces 9 are plated to the substrate. Each plated metal conductor extends continuously from the first surface of the substrate, around a side edge 10 of the substrate, to a common plane on a corresponding one of the castellations on the second surface of the substrate, Alternatively, the plated conductive surfaces could extend from the first surface of the substrate through a thruhole or via hole (not shown) in the substrate, to the bottoms of the castellations. The non-conductive unplated spaces 11 left on the side edge of the plastic substrate between the plated edge surfaces electrically isolate the row of individually plated metal surfaces. The plated castellations are electrically isolated by the unplated spaces 12 on the second surface of the substrate.

10

15

20

30

35

plated conductive surfaces on the substrate thereby form 1 independent continuous electrically conductive circuit connections from the first surface of the substrate to the bottom surfaces of the castellations.

illustrates one example of a means electrical first the interconnecting electrically component to the second component. The castellations on connected to separate can be first component lands, electrical terminals, contacts, leads, or electrical conductors on the second component. These connections may be made by separate solder joints 13 (shown in dotted lines in FIG. 1), electrically conductive resins, or the like.

The substrate is preferably made from a polymeric material capable of being molded into the castellated configuration such as by injection molding techniques. presently preferred polymeric material is polyetherimide, although other polymeric materials can be used. Injection molding techniques are desirable because they adapted to providing individually narrow and closely spaced castellations to provide controlled fine pitch densities along the rows of plated plastic castellations.

The molded plastic material also produces individual castellations which are compliant, on a microscopic level, in the sense that the individual castellations are able to 25 · one another during use. move relative to flex or Preferably, the substrate is made from a thermoplastic enhances compliancy, although material which thermoset materials also are suitable. The plastic castellated arrangement makes the resulting interconnect between the first electrical component and the second component compliant in three directions. That is, the castellations are able to flex or move (on a microscopic laterally (parallel to the row of level) vertically, castellations) and inwardly or outwardly at each surface

connection. The surface connections are therefore elastic and, as a result, they are able to compensate for thermal expansion during use. This keeps the solder joints 13 continuous, avoiding discontinuities or fracturing due to thermal stresses under heat build-up during use. In one embodiment, the castellations on the substrate and the second component itself can both be made from a plastic material having the same thermal expansion properties, which voids thermal stresses in the solder joints during use.

Other improvements provided by the plated plastic castellated interconnect of this invention will be more apparent from the detailed description below in which the invention is described with respect to its use as an interface for interconnecting various electrical components. Further, certain specific features of the electrical components with which the invention may be used are described in detail in order to provide a better appreciation of the improvements and advantages resulting from the invention.

Use of the Inerconnect as an Interface Between IC Carrier and PCB

FIGS. 2 through 5 illustrate one embodiment of the plated plastic castellated interconnect used for mounting an integrated circuit (IC) chip to a printed circuit board (PCB). FIG. 2 is a perspective view illustrating basic components of an IC carrier 20 which includes a thin, generally parallelepiped shaped molded plastic base or substrate 22 and a molded plastic lid 24 mounted to the substrate. The carrier encases an IC chip 26 mounted within a housing formed by the molded substrate 22 and lid 24. The carrier plated plastic castellated interconnect surfac mounts the IC carrier to a PCB as described below.

15

20

25

5

10

15

20

25

30

35

5 illustrate the detailed FIGS. 3 through construction of one embodiment of the molded plastic substrate 22. The IC chip 26 can optionally be mounted in a cavity in the center of the substrate 22 and then elecconnected to conductive elements substrate; or the IC chip can be mounted in a cavity in the underside of the lid and then connected to conductive elements on the adjoining substrate base. In the first instance the combination integrated circuit mounting and packaging assembly is referred to as a configuration, and in latter instance the assembly is "cavity-down" configuration. a referred to as embodiment illustrated in FIGS. 3 through 5 comprises a cavity-up configuration of the molded plastic substrate 22; a cavity-down configuration is illustrated in FIG. 6. Both configurations are considered within the scope of this invention.

Referring to FIGS. 3 through 5, the molded plastic substrate has a small generally rectangular-shaped cavity 28 extending downwardly into a central region of a flat upper surface 30 of the substrate. The integrated circuit chip 26 has a rectangular configuration that matches the shape of the cavity, and the chip is mounted within the cavity as shown in FIG. 3. The substrate also has separate rows of individual castellations 32 mutually spaced apart from one another and extending downwardly from a flat undersurface 34 of the substrate. castellations 32 extend downwardly along the perimeter portion of the flat undersurface of the substrate. castellations are uniformly spaced apart along each edge of the rectangular-shaped substrate, and the castellations in each row are aligned on a common axis. The projections also are of uniform size and shape and all extend from the bottom face of the substrate to a common plane 36 shown in This arrangement forms uniformly spaced gaps 38

between adjacent castellations around the rectangular perimeter of the substrate.

Separate rows of mutually spaced recesses 40 are formed along the outer side edges of the substrate in vertical alignment with corresponding castellations on the illustrated the In substrate. of the underside embodiment, the recesses 40 are each semicircular (when viewed in plan view as in FIG. 5), and each recess extends continuously from the edge of the flat top surface 30 to the flat bottom surface 34 of the substrate. 10 castellations 32 are each located immediately inboard from each corresponding recess 40 so that the surface of each recess continues uninterrupted around the outer surface of each corresponding castellation located behind and below The maximum width of each castellation thus matches 15 the maximum width of each recess (as shown in FIG. 4). Each castellation also has downwardly tapered side walls 42 best shown in FIG. 4. The bottom surface 44 of each castellation 32 is rounded, preferably in a semicircular configuration as shown best in the side view portion of 20 As mentioned previously, the rounded bottom portions of the castellations lie in the common plane 36. The individual recesses 40 spaced apart along each outer edge of the substrate are separated by corresponding the spaces intervening in castellations 45 25 adjacent recesses.

As shown best in FIG. 3, a plurality of separate metal conductors 46 are plated on the flat top surface of the substrate. The conductors are arranged in four groups which fan outwardly from the vicinity of each of the four sides of the rectangular cavity 28 toward corresponding outer edges of the rectangular substrate. Each metal conductor plated to the substrate extends to a corresponding recess 40 formed in the outer edge of the

10

15

20

25

30

35

substrate. In the illustrated embodiment, the carrier has 84 conductors, 21 per side.

The metal conductors are plated to the substrate so that they are directly bonded to its surface. The conductors are preferably applied to the surface by a combination of electroless plating and electroplating techniques described below. These techniques plate the molded plastic substrate with one or more layers of essentially pure deposited metal while the resulting metal layer is being bonded directly to the substrate. A combination of copper, nickel and gold is preferably used to form the plated metal conductors, although other metals capable of being plated to the surface of the molded plastic substrate can be used.

· The plated conductors are applied in thin layers and therefore are referred to herein as conductive metal They are electrically separated from one circuit traces. another by the electrically insulative plastic material of the substrate body which occupies the spaces 48 on the surface between the individual conductive traces. narrow insulative spaces formed by the flat surface of the substrate body thereby fan outwardly toward corresponding electrically-insulative projections 45 at the periphery of The circuit traces 46 extend continuously the substrate. from the top surface of the substrate, around the upright faces of the recesses 40, and then around the rounded bottom surfaces 44 of the castellations 32. The bottom surfaces of the castellations, at least in the plane 36, are plated with the electrically conductive metal traces.

Thus, each conductive trace on the substrate forms a continuous electrical lead from the substrate top surface, around the edge of the substrate, to the bottom portion of a corresponding castellation 32 on the bottom of the substrate. The circuit traces which are plated to the upright semicircular faces of the recesses 40 are elec-

trically insulated from one another by the corresponding castellations 45 that separate the recesses along the outer edges of the substrate. Further, the electrically conductive traces on the curved bottom portions of the 5 castellations 32 are electrically insulated from one another by the space gaps 38 that separate the individual castellations along the substrate bottom surface. Owing to the electrical separation of the castellations from one another, the integrated circuit carrier can be surface mounted on a PCB having its top surface in the plane 36 10 This leaves the space gaps 38 between shown in FIG. 4. the bottom surface 34 of the substrate and the top of the printed circuit board, as well as the open gaps between conductive surfaces on adjacent bottom castellations 32. Further details relating to mounting of the integrated 15 circuit carrier to a printed circuit board are described below.

The integrated circuit carrier also includes means for mounting the integrated circuit chip 26 within the In the cavity-up housing formed by the carrier. 20 configuration, the conductive metal traces 46 are electrically connected to the integrated circuit chip 26 by corresponding fine wire leads 50. These fine wire leads are metallurgically bonded between individual spaced circuit integrated on the bonding pads 52 25 individual corresponding bonding points the on 54 conductive metal traces 46. In a typical arrangement, the fine wire leads from the integrated circuit are separately connected to certain of the metal traces and need not be connected to all of the conductive metal traces. 30 integrated circuit connections between the conductive metal traces illustrated at FIG. 3 are simply an example showing connection between the integrated circuit and any desired number of the electrically conductive traces. Thus, a separate electrical circuit is 35



15

20

25

30

35

formed between each lead from the integrated circuit chip across the integrated circuit carrier surface and to the bottom surface of the carrier to a separate one of the bottom castellations 32 which, in turn, are bonded to corresponding contacts on the printed circuit board.

As mentioned previously, FIGS. 3 through 5 illustrate the cavity-up configuration in which the integrated circuit chip is mounted to the substrate and connected directly to corresponding electrically conductive traces an alternative arrangement, substrate. In the illustrated in FIG. 6, an integrated circuit chip 56 can be mounted in the cavity-down configuration. arrangement, the integrated circuit chip 56 is affixed to a spreader 57 carried on a package 58. The spreader has a downwardly facing surface 60 having metal traces (not shown) fanning outwardly from the integrated circuit chip in a manner similar to the top surface 30 of the substrate In the cavity-down arrangement, the molded plastic substrate 62 includes a large central cavity 64 to provide space for the downwardly projecting integrated circuit Separate fine wire leads 66 electrically connect chip 56. circuit wire bonding pads on the integrated corresponding conductive metal traces on the spreader 57. The electrically conductive traces on the spreader are soldered, cemented, or otherwise electrically connected to corresponding electrically conductive traces on the top side 68 of the substrate 62. Electrical contact is achieved between the spreader and the substrace by means of the adhesive, solder or cement which form discrete, electrically isolated lands between the two surfaces.

The molded plastic substrate 62 includes the spaced apart castellations 70 extending along the outer periphery of the bottom surface of the substrate. Corresponding spaced apart recessed regions (not shown in FIG. 6) extend along the outer side walls 72 of the substrate, in

20

25

30

vertical alignment with the bottom castellations. As with the embodiment illustrated in FIGS. 3 through 5, the upright faces of the recesses and the bottom castellations 70 are plated with the electrically conductive metal circuit traces to provide individual continuous electrically conductive paths from the bottoms of the castellations 70 to the fine wire leads 66 of the integrated circuit 56.

10 Processing Techniques

FIGS. 7 and 8 illustrate one embodiment of a method for making the substrate base portion of the integrated The substrate is preferably made by circuit carrier. injection molding techniques in order to first form a molded plastic base 80 of thin, parallelepiped shape. molded plastic base has a flat top surface 82 with a shallow rectangular shaped recess 84 in its center. rows of holes 86 extend through the depth of the base 80. The rows of holes are uniformly spaced outwardly from the The four rows of holes four sides of the central recess. are also uniformly spaced inwardly from the four outer edges 88 of the base. The upper surface 82 of the base 80 also includes three shallow recesses 90 which register with three corresponding alignment pins on the underside of the lid when the lid 24 is mounted to the integrated The molded plastic base 80 further circuit carrier. spaced apart castellations four rows of includes extending from a flat bottom face 94 of the base 80. rows of molded bottom castellations 92 are immediately inboard from the holes 86, and the configuration of the castellations 92 and their positioning with respect to the to the castellations identical is holes substrate illustrated in FIGS. 3 through 5. The bottom face of the base 80 also includes a peripheral surface 96 which is raised slightly from the shallow recessed face 94

10

15

20

25

on which the castellations are formed. This raised outer peripheral surface 96 provides a flat surface in the same plane as the bottoms of the castellations 92.

As alluded to previously, the molded plastic base 80 shown in FIGS. 7 and 8 can be made from a variety of plastic materials capable of forming the base by injection Injection molding techniques are molding techniques. preferred because the entire topography of the base 80 shown in FIGS. 7 and 8 can be injection molded as a single integral unit, with retractable pins (not shown) used in the mold for forming the rows of spaced apart holes 86. Injection molding techniques also result in producing a desired configuration of the bottom castellations 92. castellations also can be molded so they are individually narrow and closely spaced to provide a fine pitch density of castellations along the rows of corresponding holes. The injection molded plastic material also results in the individual castellations being compliant, on a microscopic level, as described previously.

Following injection molding of the plastic base 80, the surfaces of the base are activated by a suitable sizing material to enhance bonding of the electrically conductive metal plating to the base 80. After activating the surfaces, a conductive metal such as copper is first In a preferred plated onto all surfaces of the base. technique, a continuous film of electroless copper is first plated on the base, preferably in a film thickness of about ten micro-inches. The copper is then patterned using lithographic techniques and etched followed depositing a one mil thick film of electrolytic copper. Approximately 100 to 150 micro-inches of nickel are then electroplated over the copper, followed by micro-inch layer of gold. These approximately 50 dimensions and materials can vary without departing from

15

20

35

the scope of the invention. The plating techniques also can vary.

Briefly, electroless plating comprises applying a coating of metal from an electrolytic solution of a salt containing ions of the metal being deposited. The coating is deposited without applying electrical current but by chemical reduction. Electroplating comprises applying the coating of metal by passing an electric current through an electrolytic solution of a salt containing ions of the metal being deposited. Metal sputtering techniques also can be used and these include applying the coating in a vacuum tube having metal ions emanating from a cathode and deposited as a film on the object contained within the Three phases of this technique comprise generating a metal vapor, diffusion of the vapor, and condensation. Vacuum metalizing techniques also can be used and these include applying a coating of metal by evaporating the metal under high vacuum and condensing it on the surface Applicable electroplating, material. electroless and sputtering techniques plating, described in MODERN PLASTICS ENCYCLOPEDIA, 1986-1987, pp. 370-371; and 1984-1985, pp. 372-374. Applicable vacuum metalizing techniques are described in MODERN PLASTICS Plastics injection ENCYCLOPEDIA, 1986-1987, pp. 381-382. PLASTICS molding techniques are described in MODERN ENCYCLOPEDIA, 1983-1984, pp. 248-271; and 1984-85, pp. These disclosures are incorporated herein by 258-281. this reference.

These techniques for forming a thin metal film on the substrate are referred to herein as "plating" techniques in the sense that they deposit on the base a thin film or layer, or multiple layers, of essentially pure metal which is bonded directly to the surface of the base. The metal layer which is plated to the base is continuous and covers the top and bottom surfaces, the side edges, and the

20

25

30

35

entire upright face of the holes 86 in the base. The plated metal film is applied in a thin film thickness which allows etching away to effectively form the electrically separated metal circuit traces. The plating techniques allow etching away to form conductive traces which are individually narrow and closely spaced apart in a high pitch density. Conductive traces with a width as low as about six mils and an on-center spacing as low as about ten mils can be formed by such plating and etching techniques.

Following metal plating of the base 80, certain regions of the plated metal are removed from the base to form the resulting pattern of separate electrically conductive traces on the base. The metal is removed by conventional lithography and etching techniques which leave the narrow electrically insulative surfaces between the conductive metal traces. The resulting metal traces are continuous across the top surface, down through the bottom surfaces holes and around the castellations 92 at the base of the plastic substrate.

Following the plating step, the base is severed along straight lines extending through the centers of each row of the holes 86. One of the lines along which the base is severed is shown at 98 in FIG. 7. This produces the rectangularly-shaped (square) substrate shown in FIGS. 3 through 5 in which the metal plated semi-circular recessed regions are spaced apart along each side edge of the substrate.

Several additional advantages are provided by the techniques for forming the interconnect module according to this invention. For instance, injection molding techniques can be used to produce integrally molded plastic interconnect modules with any desired topography, including geometries that can provide a fine pitch density of the conductive metal traces. The combination of

injection molding in a desired configuration, with metal plating and subsequent removal of the metal in the desired areas, allows the fine pitch density to be provided effectively from the top surface, through the recessed portions of the substrate, to the castellations on the bottom of the module. The result is a leaded castellated interconnect module without the disadvantages resulting from use of a separate metal leadframe. These techniques also are advantageous in providing an IC carrier with castellations in a desired pattern to match the footprint pattern of the contacts on the PCB to which the carrier may be mounted.

Following plating and etching to form the pattern of conductors on the carrier 20, the IC chip 26 is mounted to the recess in the carrier, and the chip is wire bonded to the conductive metal traces. The plastic lid 24 is then placed on the carrier and bonded to it with a resin such as an epoxy resin. The lid-glue combination encapsulates the IC chip.

20

25.

30

35

15

Alternative Geometries of Plated Plastic Castellated Interconnect

FIG. 9 schematically illustrates surface mounting of the IC carrier to a PCB. The castellations 32 at the base of the substrate 22 project downwardly from the bottom surface 34 of the substrate for electrical connection to corresponding electrical contacts 99 on a top surface 100 of a printed circuit board 102. The bottoms of the castellations are electrically connected to the contacts on the board by separate solder joints 104 or electrically conductive resins which are electrically separated from FIG. 9 illustrates another. that each plated electrical conductor is electrically separated from the adjacent conductor and, due to its placement on the corresponding castellation, it is spaced away from the bottom

15

20

25

30

35

side of the base. As a result, the carrier, including the base, can be mounted to the PCB and soldered or glued to the contacts 99 on the board, while leaving the gap 106 between the bottom of the base and the top of the board. This gap allows cleaning under the base and makes it easier to avoid electrical shorts between the plated electrical leads.

The surface-mounted integrated circuit carrier illustrated FIG. 9 depicts dimensions of a typical castellated plastic interconnect module that can produced according to principles of this invention. the illustrated embodiment, the projecting contacts 32 are spaced apart by an on-center dimension a of 0.025 inch. The lateral distance b between adjacent castellations is inch. The lateral spacing c between adjacent soldered joints 104 is about 0.007 inch. The width d of each castellation is about 0.015 inch. The spacing e between the bottom surface of the integrated circuit carrier 22 and the top surface of the printed circuit board is about 0.020 inch. The IC carrier of this invention can be produced with its metal leads in a fine pitch density in the sense that conductors 46 can be spaced apart by an on-center spacing of about 25 mils or less, with a spacing between conductors of about ten mils or less.

Although an IC carrier with the lead densities described in relation to FIG. 9 is useful for many applications, FIGS. 10 through 12 illustrate alternative embodiment in which the carrier can be molded with a more intricate configuration in order to increase lead densities. In the embodiment of FIGS. 10 through 12, there are two rows of alternating, recessed conductive surfaces extending along each side edge of an IC carrier substrate 110. The recessed conductive surfaces face outwardly along each edge and alternate from one row to

the next so as to form spaced apart castellations 112 1 extending laterally outwardly from each edge of the The outer faces of these castellations are substrate. preferably recessed and are aligned in a common plane to a first outer row of spaced apart conductive 5 left between the adjacent The gaps 114 surfaces. castellations also have recessed conductive surfaces to form a second inner row of spaced apart conductive Plated conductive metal traces (schematically illustrated at 116 in FIG. 10) fan outwardly in a pattern 10 from the vicinity of a central cavity 118 on the top surface of the substrate toward the first and second rows of alternating recessed faces along each edge of the Only a portion of the fan shaped pattern of plated conductors is shown in FIG. 10 for simplicity. 15

FIGS. 11 and 12 illustrate castellations on a bottom surface of the substrate shown in FIG. 10. In this castellations 120 project alternating embodiment, downwardly from the underside of the first row castellations 112, and a second row of castellations 122 project downwardly from the second row of conductive Thus, two parallel rows of alternating surfaces 114. castellations are formed along the bottom periphery of the integrated circuit carrier, and all castellations extend to a common plane. The electrically conductive traces 116 are plated on the lower portions of the first and second rows of alternating castellations, and the plating on each of the castellations is electrically separated from the plating on the other castellations. The rear edges of the castellations can either be concave as shown in FIG. 11 or straight as shown in FIG. figures 12. These illustrate how the castellations are molded so as separation between the conductive physical maintain surfaces of adjacent castellations.

Зū

20

5

10

15

20

25

30

35

The embodiment of FIGS. 10 through 12 provides a means for increasing the lead pitch density of the integrated circuit carrier inasmuch as additional conductive traces are plated in spaces normally occupied by wider electrically insulative surfaces separating a single row of castellations.

FIGS. 13 and 14 schematically illustrate a further embodiment of the invention in which the plated plastic castellated interconnect is formed by plated thru-holes or via holes 124 in a plastic substrate 126. The thru-holes are arranged in any desired pattern around the outer periphery of the substrate. In the illustrated embodiment, the plated thru-holes alternate between two parallel rows inboard from each edge of the substrate. Bottom castellations in the form of separate spaced apart integrally molded pads 128 are formed at the base of each of the plated thru-holes. The thru-holes open through a rounded bottom portion of each molded pad. The pads hold the substrate 126 spaced above the top surface of a second component such as a printed circuit board 130. The pads 128 are bonded to contacts on the board. Separate plated conductive metal traces 132 on the upper surface of the substrate form continuous electrical conductors spaced apart from one another and extending through corresponding plated thru-holes to the bottoms of the stand-off pads. Although the bottom surfaces of the pads 128 can be plated, the separate solder joints 132 at the bottom of each plated thru-hole provide an electrical connection between the interior of each plated thru-hole and the corresponding contact on the board.

Interface Between Electrical Sockets and PCB

FIGS. 15 through 17 illustrate further embodiments of the invention. In addition to the example showing use of the invention as an interface between an IC carrier and a

PCB, the plated plastic castellated interconnect 1 provide surface connections of other electrical components to a support base such as a PCB or a housing, for example. FIG. 15 illustrates use of the invention as an interface for an electrical socket 134 surface mounted to a PCB 136. (The solder joints are not shown in FIGS. 15 through 17 for simplicity.) The socket is made from a molded plastic material and forms an upwardly facing cavity having a flat base 137 and a peripheral side wall 138. Rows of plastic castellations 140, similar to those described in the 10 . downwardly project previous embodiments, underside of the socket. At each castellation, a separate integrally molded plastic spring 142 (in the form of an inwardly projecting leaf spring type contact) is biased into spring contact with an IC package 144 carrying an IC 15 chip 146. Spaced apart plated metal circuit traces 148 on the package 144 make contact with corresponding continuous plated metal circuit traces 150 extending from the bottoms of the castellations 140 to the exterior of the spring contact 142. 20

FIG. 16 illustrates an alternative form of a surface mounted castallated plastic interconnect socket 152. socket has rows of integrally molded plastic castellations The socket also surface mounted to a PCB 156. includes and upwardly facing cavity 158 for receiving an IC package 160 carrying an IC chip 162. In this form of the socket, separate metal springs 162 are connected by plated thru-holes 166 in corresponding 164 to castellations 154. The springs include making spring-biased 168 for a contacts projecting electrical contact with corresponding plated metal circuit traces 170 on the IC package 160. The plated thru-holes 166 provide electrical contact from the solder joints at the bottoms of the castellations, through the plated thru-

25

10

15

20

25

30

35

holes, to the pins 164 and to spring contacts 168, to the electrical circuit traces 170 on the IC package.

Interface Between Carrier for a Pin Grid and PCB

FIG. 17 shows a further alternate embodiment of the plated plastic castellated interconnect in the form of a carrier 172 for a pin grid 174. The carrier 172 has integrally molded castellations 176 with plated metal circuit traces 178 electrically connected to a PCB 180. The pin grid 174 includes a plurality of downwardly facing pins 182 extending into corresponding plated thru-holes 184 in the castellations. Electrical connections from an IC chip 186 on the carrier 174 are made through the corresponding pins 182 to the surface mount connections of the castellations to the contacts on the PCB.

Thus, the plated plastic castellated interconnect of invention provides for fine lead pitches resulting higher lead counts than other prior art IC carriers such as those using the metal leadframe, printed wiring board, and ceramic IC carrier techniques. invention also eliminates the additional expense of using metal leadframe techniques or the additional manufacturing costs and problems associated with ceramic IC carriers. polymeric substrate molded in various can be The geometries which can increase lead pitch densities, including the multiple rows of spaced apart castellations at the bottom of the molded substrate. The molded plastic castellations also can be formed in a geometry and made from a substance which can allow for a certain level of compliancy in surface mount connections while ensuring good contact to a PCB to enhance reliability of the electrical connections. The module maintains alignment and planarity through standard IC testing, shipping and handling. The module also allows for thorough cleaning of

-29-

1 fluxes and contaminants between the bottom of the module and the PCB in order to provide reliable connections without electrical failures of the assembled PCB.

5

10

15

20

25 -

30

10

15

20

-30-

WHAT IS CLAIMED IS:

- 1. A plated plastic castellated electrical interconnect for surface connection of an electrical component to a support base, comprising:
- a substrate made from a molded polymeric material and comprising first and second surfaces substantially parallel to each other;
 - a plurality of separate mutually spaced apart castellations integrally molded to the substrate and projecting from the second surface thereof to a substantially common plane spaced from the second surface; and
 - a plurality of electrically separated metal conductors plated to the substrate, each of the conductors extending continuously from the first surface, around or through the substrate, to the common plane on a corresponding one of the castellations, the conductors being arranged on the castellations for surface connection to a and for electrical connection support base to electrical component carried by the substrate electrically connected to the conductors on the first surface of the substrate.
- 2. Apparatus according to claim 1 in which the 25 plastic castellations are individually compliant.
 - 3. Apparatus according to claim 1 in which the substrate includes spaced apart recessed regions molded in the side edge of the substrate; and in which the castellations are aligned with corresponding recessed regions and the plated conductors extend continuously from the first surface, along a corresponding recessed region, to the surface of a corresponding castellation.

- 4. Apparatus according to claim 1 in which the recessed regions are formed by a portion of a hole extending through the entire depth of the substrate from the first surface to the second surface thereof.
 - 5. Apparatus according to claim 1 in which each castellation is immediately inboard from and aligned with a corresponding recessed region.
- 6. Apparatus according to claim 1 including a cavity on the first surface of the substrate for accommodating the body of the electrical component.
- 7. Apparatus according to claim 6 in which the 15 electrical component comprises an integrated circuit chip.
 - 8. Apparatus according to claim 1 in which the bottoms of the castellations are rounded convexly in a direction substantially perpendicular to the side edge of the substrate.
 - 9. Apparatus according to claim 1 in which the metal conductors are plated directly to the substrate and bonded thereto in a continuous metal film whose thickness consists essentially of the plated conductive metal.
 - 10. Apparatus according to claim 1 in which the substrate has a substantially planar first surface.
- 20 <u>ll</u> Apparatus according to claim l in which the substrate comprises a carrier having a cavity, and in which the electrical component is disposed in the cavity.

20

15

- 1 12. Apparatus according to claim 11 in which the substrate cavity accommodates an electrical component electrically connected to a carrier which, in turn, is electrically connected to conductors on the first surface of the substrate in a cavity-down configuration.
 - Apparatus according to claim 3 in which the spaced apart recessed regions comprise alternating first and second rows of recessed surfaces spaced apart along a portion of the substrate, in which the first recessed surfaces are aligned along a first axis and the second recessed surfaces are aligned along a second axis spaced from and extending substantially parallel to the first axis; and including separate rows of first and second castellations molded to the second surface and positioned adjacent to corresponding first and second recessed surfaces along corresponding first and second axes, respectively, the separate conductors extending from the surface, along the first and second recessed surfaces and then to said common plane on the first and second rows of castellations, for increasing the lead count of the integrated circuit carrier.
- 14. Apparatus according to claim 1 including a printed circuit board having a footprint of electrically conductive contacts matching at least a portion of the castellations on the second surface of the substrate; and means bonding the castellations to the contacts.
- 15. Apparatus according to claim 1 in which the electrical component comprises an integrated circuit chip.
- 16. Apparatus according to claim 1 in which the castellations on the substrate are surface mounted to a support base comprising a printed circuit board.

- 1 17. Apparatus according to claim 1 in which the substrate comprises an electrical socket.
- 18. Apparatus according to claim 1 in which the substrate comprises an electrical connector for said electrical component.
 - 19. A plated plastic castellated electrical interconnect comprising:
- molded polymeric a substrate made from a 10 first and second surfaces having material and substantially parallel to each other, a plurality of separate mutually spaced apart castellations integrally molded to the substrate and projecting from the second surface thereof to a substantially common plane spaced 15 from the second surface, and a plurality of separate spaced apart recessed regions molded in the substrate and aligned with the castellations and extending from the first surface to the second surface of the substrate; the substrate having a plurality of electrically separated 20 metal conductors plated thereon, each of the conductors extending continuously from the first surface, along a surface of the recess and to the common plane on a corresponding one of the castellations.

- 20. Apparatus according to claim 19, including:
- a support base having a footprint of electrically conductive contacts matching at least a portion of the castellations on the second surface of the substrate, and means bonding the castellations to the contacts on the support base.
- 21. Apparatus according to claim 20 in which the support base comprises a printed circuit board.

- l 22. Apparatus according to claim 19 in which the castellations are compliant.
- 23. Apparatus according to claim 19 in which the recessed regions are formed by a portion of a hole extending through the entire depth of the substrate from the first surface to the second surface.
- 24. Apparatus according to claim 19 in which the 10 castellations are immediately inboard from and aligned with each corresponding recess.
- 25. Apparatus according to claim 19 in which the bottoms of the castellations are rounded convexly in a direction substantially perpendicular to the axis through the aligned recesses on one side of the substrate.
- 26. Apparatus according to claim 19 in which the electrical conductors are plated directly to the substrate and bonded thereto in a continuous metal film whose thickness consists essentially of the plated conductive metal.
- . 27. Apparatus according to claim 19 in which the substrate has a cavity for receiving an electrical component mounted to the substrate in a cavity-down configuration.
- 28. Apparatus according to claim 19 in which the 30 substrate comprises an electrical socket.
 - 29. Apparatus according to claim 19 in which the substrate comprises a carrier for an integrated circuit chip, and in which the carrier is surface mounted to a printed circuit board.

-35-

Apparatus according to claim 19 in which the 1 spaced apart recessed regions comprise alternating first and second recessed surfaces spaced apart along a portion of the substrate, in which the first recessed surfaces are aligned along a first axis and the second recessed 5 surfaces are aligned along a second axis spaced inwardly from and extending substantially parallel to the first axis; and including separate rows of first castellations second castellations positioned adjacent and corresponding first and second recessed surfaces along 10 corresponding substantially parallel first and second axes, the separated plated conductors extending from the first surface, along the first and second recessed surfaces, and to the first and second castellations to increase the lead density of the integrated circuit 15 carrier.

20

25

30

1

5

10

15

20

25

31. A method for producing a castellated electrical interconnect for use in mounting an electrical component to a support base, comprising:

molding an electrically insulative substrate from a polymeric material to form on said substrate opposite first and second surfaces, one or more rows of spaced apart holes extending through the substrate from the first surface to the second surface thereof, and rows of separate spaced apart molded castellations formed inboard from corresponding holes on the second surface of the substrate, the multiple castellations extending to a common plane spaced from the second surface of the substrate:

coating the molded substrate with a conductive metal for covering the first and second surfaces and the interior of the holes with a continuous film of plated electrically conductive metal; and

removing portions of the metal from the substrate separate , plated metal to form conductors separated from one another by the electrically insulative substrate to form separate plated conductive circuit traces, each circuit trace extending continuously along the substrate from the first surface thereof, along a wall portion of the hole and to said common plane on the castellation corresponding to the plated hole surface, to provide spaced apart electrically conductive surfaces on the castellations arranged for surface connection to corresponding electrical contacts on a support base to which the substrate is mounted.

30

32. The method according to claim 31 in which the substrate is formed by injection molding techniques.

- 1 33. The method according to claim 31 in which the substrate is made from a polymeric material that produces compliant castellations.
- 5 34. The method according to claim 31 including the further step of severing the substrate along an axis through the row of holes to form a row of spaced apart recessed regions along an edge of the substrate in which the plated portions of the recessed regions are electrically insulated from adjacent recessed regions by intervening portions of the electrically insulative substrate body.

15

20

25

30

FIG.1







FIG.2





2/10 .


Zig.3











































INTERNATIONAL SEARCH REPORT

International Application No. PCT/US88/02210

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all)

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC (4) HOIR 9/09, C23F 1/02, HOIK 43/00, HO5K5/00, HOIL 23/04

II. FIELDS SEARCHED

Minimum Documentation Searched 7

Classification System	Classification Symbols		
	29/825, 827, 829-831;	174/52FP; 357/70, 74;	
U.S.	439/55, 68, 70, 78-82		

Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched 8

III. DOCUMENTS CONSIDERED TO BE RELEVANT				
Category •	Citation of Document, 11 with indication, where appropriate, of the relevant passages 12	Relevant to Claim No. 13		
<u>X</u>	US, A, 4,366,342 (Breedlove) 28 December 1982. See the entire document.	1,2,9-11,14-16, 19-22,26,29 3-8,12,13,17,18 23-25,27,28 30-34		
<u> </u>	US, A, 4,463,217 (Orcutt) 31 July 1984 See the entire document.	1,3,13,19,30		
Y	US, A, 4,525,597 (Abe) 25 June 1985 See the entire document.	31-34		
Y	US, A, 4,646,435 (Grassauer) 03 March 1987 See the entire document.	1-12,15,16		
<u>X</u> Y	US, A, 4,214,364 (St. Louis et al) 29 July 1980 See the entire document.	31-34 31-34		
A	US, A, 4,410,223 (Baker) 18 October 1983.	1-30		
A	US, A, 4,530,552 (Meehan et al) 23 July 1985.	1-30		
A	US, A, 4,393,581 (Cherian) 19 July 1983.	31-34		
	(cont'd)			

- Special categories of cited documents. ¹⁶
- accument defining the general state of the art which is not considered to be of particular relevance
- earlier ducument but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- document referring to an oral disclosure, use, exhibition or
- document published prior to the international filing date but later than the priority date claimed
- later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step
- document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search

Date of Mailing of this International Search Report 2 NOV 1988

21 OCTOBER 1988

International Searching Authority

ISA/US

Signature of Authorized Officer y autin Bradeer

P. AUSTIN BRADLEY

Form PCT/ISA/210 (second sheet) (Rev.11-87)

International Application No.

PCT/US88/02210

		101/0300/02210		
FURTHE	R INFORMATION CONTINUED FROM THE SECOND SHEET			
P,A	US, A, 4,681,656 (Byron) 21 July 1987	31-34		
P,A	US, A, 4,733,292 (Jarvis) 22 March 1988	31-34		
-,,				
	`			
V.	SERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE 1			
_	national search report has not been established in respect of certain claims under Article 17(2) (a			
1. Clair	m numbers . because they relate to subject matter 14 not required to be searched by this	Authority, namely:		
	<u>.</u>			
	•			
_				
	n numbers , because they relate to parts of the international application that do not come ts to such an extent that no meaningful international search can be carried out 13, specifically:	ply with the prescribed require-		
3. Clair	n numbers because they are dependent claims not drafted in accordance with the secon	nd and third sentences of		
 Claim numbers, because they are dependent claims not drafted in accordance with the second and third sentences of PCT Rule 6.4(a). 				
VI. OE	SERVATIONS WHERE UNITY OF INVENTION IS LACKING?			
This Inter	national Searching Authority found multiple inventions in this international application as follows	s: .		
	all required additional search fees were timely paid by the applicant, this international search repo	rt covers all searchable claims		
_	of the international application. 2. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only			
those claims of the international application for which fees were paid, specifically claims:				
		·		
	equired additional search fees were timely paid by the applicant. Consequently, this international invention first mentioned in the claims; it is covered by claim numbers:	i search report is restricted to		
		•		
4.	all searchable claims could be searched without effort justifying an additional fee, the Internation	nal Searching Authority did not		
invite payment of any additional fee. Remark on Protest				
The additional search fees were accompanied by applicant's protest.				
☐ No	No protest accompanied the payment of additional search fees.			